



P-Channel 2.5V Specified PowerTrench MOSFET

KDS6375

■ Features

- -8 A, -20 V. $R_{DS(ON)} = 24\text{m}\Omega$ @ $V_{GS} = -4.5\text{ V}$
 $R_{DS(ON)} = 32\text{m}\Omega$ @ $V_{GS} = -2.5\text{ V}$
- Low gate charge(26nC typical)
- High performance trench technology for extremely low $R_{DS(ON)}$
- High power and current handling capability



■ Absolute Maximum Ratings $T_a = 25^\circ\text{C}$


Parameter	Symbol	Rating	Unit
Drain to Source Voltage	V_{DSS}	-20	V
Gate to Source Voltage	V_{GS}	± 8	V
Drain Current Continuous (Note 1a)	I_D	-8	A
Drain Current Pulsed		-50	A
Power Dissipation for Single Operation (Note 1a)	P_D	2.5	W
Power Dissipation for Single Operation (Note 1b)		1.2	
Power Dissipation for Single Operation (Note 1c)		1	
Operating and Storage Temperature	T_J, T_{STG}	-55 to 175	$^\circ\text{C}$
Thermal Resistance Junction to Ambient (Note 1a)	$R_{\theta JA}$	50	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Ambient (Note 1c)	$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Case (Note 1)	$R_{\theta JC}$	25	$^\circ\text{C}/\text{W}$

KDS6375■ Electrical Characteristics $T_a = 25^\circ\text{C}$

Parameter	Symbol	Testconditons	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
Breakdown Voltage Temperature Coefficient	$\frac{\Delta BV_{DSS}}{\Delta T_J}$	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-13		$\text{mV}/^\circ\text{C}$
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
Gate-Body Leakage, Forward	I_{GSSF}	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
Gate-Body Leakage, Reverse	I_{GSSR}	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
Gate Threshold Voltage(Not 2)	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.4	-0.7	-1.5	V
Gate Threshold Voltage Temperature Coefficient(Not 2)	$\frac{\Delta V_{GS(\text{th})}}{\Delta T_J}$	$I_D = -250 \mu\text{A}$, Referenced to 25°C		3		$\text{mV}/^\circ\text{C}$
Static Drain-Source On-Resistance(Not 2)	$R_{DS(\text{on})}$	$V_{GS} = -4.5 \text{ V}, I_D = -8 \text{ A}$		14	24	$\text{m}\Omega$
		$V_{GS} = -2.5 \text{ V}, I_D = -7 \text{ A}$		19	32	
		$V_{GS} = -4.5 \text{ V}, I_D = -8 \text{ A}, T_J = 125^\circ\text{C}$		18	39	
On-State Drain Current	$I_{D(\text{on})}$	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-50			A
Forward Transconductance	g_{FS}	$V_{DS} = -5 \text{ V}, I_D = -8 \text{ A}$		35		S
Input Capacitance	C_{iss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$		2694		pF
Output Capacitance	C_{oss}			480		pF
Reverse Transfer Capacitance	C_{rss}			229		pF
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -10 \text{ V}, I_D = -1 \text{ A}, V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$ (Note 2)		12	22	ns
Turn-On Rise Time	t_r			9	17	ns
Turn-Off Delay Time	$t_{d(\text{off})}$			124	197	ns
Turn-Off Fall Time	t_f			57	92	ns
Total Gate Charge	Q_g	$V_{DS} = -10 \text{ V}, I_D = -8 \text{ A}, V_{GS} = -4.5 \text{ V}$ (Note 2)		26	36	nC
Gate-Source Charge	Q_{gs}			5		nC
Gate-Drain Charge	Q_{gd}			6		nC
Maximum Continuous Drain-Source Diode Forward Current	I_s				-2.1	A
Drain-Source Diode Forward Voltage	V_{SD}	$V_{GS} = 0 \text{ V}, I_s = -2.1 \text{ A}$ (Not 2)		-0.7	-1.2	V

Notes:


1. R_{thJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{thJC} is guaranteed by design while R_{thCA} is determined by the user's board design.



a) 50°C/W when mounted on a 1in^2 pad of 2 oz copper



b) 105°C/W when mounted on a 0.04 in^2 pad of 2 oz copper



c) 125°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu\text{s}$, Duty Cycle < 2.0%