



N-Channel MOSFET

2KK5048DFN

Features

- High-speed switching
- Small gate charge
- Low drain-source on-resistance:
 $R_{DS(ON)} = 0.9\text{ m}\Omega$ (typ.) ($V_{GS} = 10\text{ V}$)
- Low leakage current:
 $I_{DSS} = 10\text{ }\mu\text{A}$ (max) ($V_{DS} = 30\text{ V}$)
- Enhancement mode



Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	Silicon limit, Note 1,2	150	A
	$T_c = 25^\circ\text{C}$, Note 1	60	
Pulsed Drain Current	I_{DP}	200	
Single-pulse Avalanche Energy	Note 5	355	mJ
Avalanche Current	I_{AR}	60	A
Power Dissipation	$T_c = 25^\circ\text{C}$	64	W
	$t = 10\text{ s}$, Note 3	2.8	
	$t = 10\text{ s}$, Note 4	1.6	
Channel-to-case Thermal Resistance	$R_{th(ch-c)}$	1.95	$^\circ\text{C}/\text{W}$
Channel-to-ambient Thermal Resistance	$R_{th(ch-a)}$	44.6	
Channel-to-ambient Thermal Resistance	$R_{th(ch-a)}$	78.1	
Channel Temperature	T_{ch}	150	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-55 to 150	

Note 1: Ensure that the channel temperature does not exceed 150°C .

Note 2: Limited by silicon chip capability. Package limit is 60 A.

Note 3: Device mounted on a glass-epoxy board (a)


Note 4: Device mounted on a glass-epoxy board (b)

Note 5: $V_{DD} = 24\text{ V}$, $T_{ch} = 25^\circ\text{C}$ (initial), $L = 76\text{ }\mu\text{H}$, $I_{AR} = 60\text{ A}$



FR-4
 $25.4 \times 25.4 \times 0.8$
(Unit: mm)

Device Mounted on a Glass-Epoxy Board (a)



FR-4
 $25.4 \times 25.4 \times 0.8$
(Unit: mm)

Device Mounted on a Glass-Epoxy Board (b)

N-Channel MOSFET

2KK5048DFN

■ Electrical Characteristics ($T_a = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 10\text{ mA}, V_{GS} = 0\text{ V}$	30			V
	BV_{DSX}	$I_D = 10\text{ mA}, V_{GS} = -20\text{ V}$	15			
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 30\text{ V}, V_{GS} = 0\text{ V}$			10	μA
Gate to Source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA
Gate to Source Threshold Voltage	V_{th}	$V_{DS} = 10\text{ V}, I_D = 0.5\text{ mA}$	1.3		2.3	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 30\text{ A}$		0.9	1.4	m Ω
		$V_{GS} = 4.5\text{ V}, I_D = 30\text{ A}$			2.1	
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 15\text{ V}, f = 1\text{ MHz}$		3400	4400	pF
Output Capacitance	C_{oss}			1800		
Reverse Transfer Capacitance	C_{rss}			93	200	
Gate Resistance	R_g			1.1	1.7	Ω
Total Gate Charge	Q_g	$V_{DD} \approx 15\text{ V}, V_{GS} = 10\text{ V}, I_D = 60\text{ A}$		46		nC
Total Gate Charge		$V_{DD} \approx 15\text{ V}, V_{GS} = 4.5\text{ V}, I_D = 60\text{ A}$		20		
Gate Source Charge 1	Q_{gs1}	$V_{DD} \approx 15\text{ V}, V_{GS} = 10\text{ V}, I_D = 60\text{ A}$		12.1		
Gate Drain Charge	Q_{gd}			4.3		
Gate Switch Charge	Q_{sw}			10.6		
Turn-On Delay Time	$t_{d(on)}$	$V_{GS} = 10\text{ V}, V_{DD} \approx 15\text{ V}, R_L = 0.5\ \Omega, R_{GEN} = 4.7\ \Omega$		16		ns
Turn-On Rise Time	t_r			5.6		
Turn-Off Delay Time	$t_{d(off)}$			50		
Turn-Off Fall Time	t_f			8.9		
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 20\text{ A}, di/dt = 500\text{ A}/\mu\text{s}$		12.6		nC
Body Diode Reverse Recovery Charge	Q_{rr}			15.2		
Maximum Body-Diode Continuous Current	I_S				200	A
Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 60\text{ A}$			1.2	V

Note 6: Ensure that the channel temperature does not exceed 150°C .

N-Channel MOSFET

2KK5048DFN

■ Typical Characteristics




Fig. 1 Id - Vds




Fig. 2 Id - Vds




Fig. 3 Id - Vgs




Fig. 4 Vds - Vgs




Fig. 5 Rds(ON) - Id




Fig. 6 Rds(ON) - Ta

N-Channel MOSFET

2KK5048DFN




Fig. 7 I_{DR} - V_{DS}




Fig. 8 Capacitance - V_{DS}




Fig. 9 V_{Th} - T_A




Fig. 10 Dynamic Input/Output Characteristics




Fig. 11 P_D - T_A(Guaranteed Maximum)




Fig. 12 P_D - T_C(Guaranteed Maximum)

N-Channel MOSFET 2KK5048DFN




Fig. 13 $r_{th} - t_w$ (Guaranteed Maximum)







Fig. 14 Safe Operating Area(Guaranteed Maximum)

N-Channel MOSFET


2KK5048DFN

■ PDFN5x6-8 Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	10°	12°	10°	12°

■ PDFN5x6-8 Suggested Pad Layout



Note:

1. Controlling dimension: in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.